Features

- Contactless Read/Write Data Transmission
- Radio Frequency f_{RF} from 100 kHz to 150 kHz
- e5550 Binary Compatible or T5557 Extended Mode
- Small Size, Configurable for ISO/IEC 11784/785 Compatibility
- 75 pF On-chip Resonant Capacitor (Mask Option)
- + 7 \times 32-bit EEPROM Data Memory Including 32-bit Password
- Separate 64-bit memory for Traceability Data
- 32-bit Configuration Register in EEPROM to Setup:
 - Data Rate
 - RF/2 to RF/128, Binary Selectable or
 - Fixed e5550 Data Rates
 - Modulation/Coding
 - FSK, PSK, Manchester, Biphase, NRZ
 - Other Options
 - Password Mode
 - Max Block Feature
 - Answer-On-Request (AOR) Mode
 - Inverse Data Output
 - Direct Access Mode
 - Sequence Terminator(s)
 - Write Protection (Through Lock-bit per Block)
 - Fast Write Method (5 kbps versus 2 kbps)
 - OTP Functionality
 - POR Delay up to 67 ms

Description


The T5557 is a contactless R/W IDentification IC (IDIC[®]) for applications in the 125 kHz frequency range. A single coil, connected to the chip, serves as the IC's power supply and bi-directional communication interface. The antenna and chip together form a transponder or tag.

The on-chip 330-bit EEPROM (10 blocks, 33 bits each) can be read and written blockwise from a reader. Block 0 is reserved for setting the operation modes of the T5557 tag. Block 7 may contain a password to prevent unauthorized writing.

Data is transmitted from the IDIC using load modulation. This is achieved by damping the RF field with a resistive load between the two terminals Coil 1 and Coil 2. The IC receives and decodes 100% amplitude modulated (OOK) pulse interval encoded bit streams from the base station or reader.

System Block Diagram

Figure 1. RFID System Using T5557 Tag







Multifunctional 330-bit Read/Write RF-Identification IC


T5557

Rev. 4517F-RFID-11/03



T5557 – Building Blocks

Figure 2. Block Diagram



* Mask option

Analog Front End (AFE)	 The AFE includes all circuits which are directly connected to the coil. It generates the IC's power supply and handles the bi-directional data communication with the reader. It consists of the following blocks: Rectifier to generate a DC supply voltage from the AC coil voltage Clock extractor Switchable load between Coil 1/Coil 2 for data transmission from tag to the reader Field gap detector for data transmission from the base station to the tag ESD protection circuitry
Data-rate Generator	The data rate is binary programmable to operate at any data rate between RF/2 and RF/128 or equal to any of the fixed e5550/e5551 and T5554 bitrates (RF/8, RF/16, RF/32, RF/40, RF/50, RF/64, RF/100 and RF/128).
Write Decoder	This function decodes the write gaps and verifies the validity of the data stream according to the Atmel e555x write method (pulse interval encoding).
HV Generator	This on-chip charge pump circuit generates the high voltage required for programming of the EEPROM.
DC Supply	Power is externally supplied to the IDIC via the two coil connections. The IC rectifies and regulates this RF source and uses it to generate its supply voltage.

Power-On Reset (POR)	This circuit delays the IDIC functionality until an acceptable voltage threshold has been reached.					
Clock Extraction	The clock extraction circuit uses the external RF signal as its internal clock source.					
Controller	 The control-logic module executes the following functions: Load-mode register with configuration data from EEPROM block 0 after power-on and also during reading Control memory access (read, write) Handle write data transmission and write error modes The first two bits of the reader to tag data stream are the opcode, e.g., write, direct access or reset In password mode, the 32 bits received after the opcode are compared with the password stored in memory block 7 					
Mode Register	The mode register stores the configuration data from the EEPROM block 0. It is continually refreshed at the start of every block read and (re-)loaded after any POR event or reset command. On delivery the mode register is preprogrammed with the value '0014 8000'h which corresponds to continuous read of block 0, Manchester coded, RF/64.					

Figure 3. Block 0 Configuration Mapping – e5550 Compatibility Mode

L	1 2 3 4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	192	20	21 2	2 23	24	25 2	6 27	28	29	30	31 3	32
	0 1 1 0	0	0	0	0	0	0	0				0								0					0	0	
	Safer Key								D)ata	I		N	lod	ulat	ion		PSK	- R		MA	Х-		tor			ay
l iii	Note 1), 2)					_			Bit	t Ra	ate							CF	AO		BLO	СК	D M	ina			delay
Lock							RF/8	3	0	0	0							0 () F	F/2				Terminator			POR
Ľ							RF/	16	0	0	1							0	1 R	F/4							P
		_					RF/:	32	0	1	0							1 () F	F/8				suc			
0	Unlocked						RF/	40	0	1	1							1 .	1 R	les.				np			
1	Locked						RF/	50	1	0	0		0	0	0	0	0	Dire	ct					ST-Sequence			
							RF/	64	1	0	1		0	0	0	0	1	PSK	(1					ST			
							RF/	100	1	1	0		0	0	0	1	0	PSK	(2								
							RF/	128	1	1	1		0	0	0	1	1	PSK	(3								
													0	0	1	0	0	FSK	(1								
													0	0	1	0	1	FSK	2								
													0	0	1	1	0	FSK	(1a								
													0	0	1	1	1	FSK	2a								
													0	1	0	0	0	Mar	che	ster							
													1	0	0	0	0	Biph	nase	('50)							
													1	1	0	0	0	Res	erve	d							
		 If Master Key = 6 then test mode write commands are ignored If Master Key <> 6 or 9 then extended function mode is disabled 																									

2) If Master Key <> 6 or 9 then extended function mode is disabled





Modulator

The modulator consists of data encoders for the following basic types of modulation:

Table 1.	Types of e5550-compatible Modulation Modes
----------	--

Mode	Direct Data Output					
FSK1a ⁽¹⁾	FSK/8-/5	'0' = rf/8;	'1' = rf/5			
FSK2a ⁽¹⁾	FSK/8-/10	'0' = rf/8;	'1' = rf/10			
FSK1 ⁽¹⁾	FSK/5-/8	'0' = rf/5;	'1' = rf/8			
FSK2 ⁽¹⁾	FSK/10-/8	'0' = rf/10;	1' = rf/8			
PSK1 ⁽²⁾	Phase change when input changes					
PSK2 ⁽²⁾	Phase change on	bit clock if input high				
PSK3 ⁽²⁾	Phase change on	rising edge of input				
Manchester	'0' = falling edge, '1' = rising edge					
Biphase	'1' creates an additional mid-bit change					
NRZ	'1' = damping on, '0' = damping off					

Notes: 1. A common multiple of bitrate and FSK frequencies is recommended.

2. In PSK mode the selected data rate has to be an integer multiple of the PSK sub-carrier frequency.

Memory


The memory is a 330-bit EEPROM, which is arranged in 10 blocks of 33 bits each. All 33 bits of a block, including the lock bit, are programmed simultaneously.

Block 0 of page 0 contains the mode/configuration data, which is not transmitted during regular-read operations. Block 7 of page 0 may be used as a write protection password.

Bit 0 of every block is the lock bit for that block. Once locked, the block (including the lock bit itself) is not re-programmable through the RF field again.

Blocks 1 and 2 of page 1 contain traceability data and are transmitted with the modulation parameters defined in the configuration register after the opcode '11' is issued by the reader (see Figure 11 on page 9). These tracebility data blocks are programmed and locked by Atmel.


Figure 4. Memory Map




Traceability Data Structure

Blocks 1 and 2 of page 1 contain the traceability data and are programmed and locked by Atmel during production testing. The most significant byte of block 1 is fixed to 'E0'hex, the allocation class (ACL) as defined in ISO/IEC 15963-1. The second byte is therefore defined as the manufacturer's ID of Atmel (= '15'hex). The following 8 bits are used as IC reference byte (ICR - Bits 47 to 40). The 3 most significant bits define the IC and/or foundry version of the T5557. The lower 5 bits are by default reset (=00) as the Atmel standard value. Other values may be assigned on request to high volume customers as tag issuer identification.

The lower 40 bits of the data encode the traceability information of Atmel and conform to a unique numbering system. These 40 data bits are divided in two sub-groups, a 5-digit lot ID number, the binary wafer number (5 bit) concatenated with the sequential die number per wafer.





ACL MFC ICR	Allocation class as defined in ISO/IEC 15963-1 = E0h Manufacturer code of Atmel Corporation as defined in ISO/IEC 7816-6 = 15h IC reference of silicon and/or tag manufacturer Top 3 bits define IC revision
	Lower 5 bits may contain a customer ID code on request
MSN LotID	Manufacturer serial number consists of: 5-digit lot number, e.g., '38765'
DPW	20 bits encoded as sequential die per wafer number (with top 5 bits = wafer#)

Operating the T5557

Initialization and POR Delay

The Power-On-Reset (POR) circuit remains active until an adequate voltage threshold has been reached. This in turn triggers the default start-up delay sequence. During this configuration period of about 192 field clocks, the T5557 is initialized with the configuration data stored in EEPROM block 0. During initialization of the configuration block 0, all T55570x variants the load damping is active permanently (see Figure 10 on page 9). The T55571x types (without damping option) achieve a longer read range based on the lower activation field strength.

If the POR-delay bit is reset, no additional delay is observed after the configuration period. Tag modulation in regular-read mode will be observed about 3 ms after entering the RF field. If the POR delay bit is set, the T5557 remains in a permanent damping state until 8190 internal field clocks have elapsed.

 $T_{INIT} = (192 + 8190 \times POR \text{ delay}) \times T_C \approx 67 \text{ ms}$; $T_C = 8 \ \mu s \text{ at } 125 \text{ kHz}$





Any field gap occurring during this initialization phase will restart the complete sequence. After this initialization time the T5557 enters regular-read mode and modulation starts automatically using the parameters defined in the configuration register.

Tag to ReaderDuring normal operation, the data stored within the EEPROM is cycled and the Coil 1,
Coil 2 terminals are load modulated. This resistive load modulation can be detected at
the reader module.

Regular-read Mode In regular-read mode data from the memory is transmitted serially, starting with block 1, bit 1, up to the last block (e.g., 7), bit 32. The last block which will be read is defined by the mode parameter field MAXBLK in EEPROM block 0. When the data block addressed by MAXBLK has been read, data transmission restarts with block 1, bit 1.

The user may limit the cyclic datastream in regular-read mode by setting the MAXBLK between 0 and 7 (representing each of the 8 data blocks). If set to 7, blocks 1 through 7 can be read. If set to 1, only block 1 is transmitted continously. If set to 0, the contents of the configuration block (normally not transmitted) can be read. In the case of MAXBLK = 0 or 1, regular-read mode can not be distinguished from block-read mode.

Figure 6. Examples for Different MAXBLK Settings

MAXBLK = 5	0 Block 1	Block 4	Block 5	Block 1	Block 2	
	Loading block 0					
MAXBLK = 2	0 Block 1 Loading block 0	Block 2	Block 1	Block 2	Block 1	
MAXBLK = 0	0 Block 0	Block 0	Block 0	Block 0	Block 0	

Every time the T5557 enters regular- or block-read mode, the first bit transmitted is a logical '0'. The data stream starts with block 1, bit 1, continues through MAXBLK, bit 32, and cycles continuously if in regular-read mode.

- Note: This behavior is different from the original e555x and helps to decode PSK-modulated data.
- **Block-read Mode** With the direct access command, the addressed block is repetitively read only. This mode is called block-read mode. Direct access is entered by transmitting the page access opcode ('10' or '11'), a single '0' bit and the requested 3-bit block address when the tag is in normal mode.

In password mode (PWD bit set), the direct access to a single block needs the valid 32-bit password to be transmitted after the page access opcode whereas a '0' bit and the 3-bit block address follow afterwards. In case the transmitted password does not match with the contents of block 7, the T5557 tag returns to the regular-read mode.

Note: A direct access to block 0 of page 1 will read the configuration data of block 0, page 0. A direct access to bock 3 .. 7 of page 1 reads all data bits as zero.

e5550 Sequence Terminator The sequence terminator ST is a special damping pattern which is inserted before the first block and may be used to synchronize the reader. This e5550-compatible sequence terminator consists of 4 bit periods with underlaying data values of '1'. During the second and the fourth bit period, modulation is switched off (Manchester encoding – switched on). Biphase modulated data blocks need fixed leading and trailing bits in combination with the sequence terminator to be identified reliable. The sequence terminator may be individually enabled by setting of mode bit 29 (ST = '1') in the e5550-compatibility mode (X-mode = '0').

In the regular-read mode, the sequence terminator is inserted at the start of each MAXBLK-limited read data stream.


In block-read mode – after any block-write or direct access command – or if MAXBLK was set to 0 or 1, the sequence terminator is inserted before the transmission of the selected block.

Especially this behavior is different to former e5550 - compatible ICs (T5551, T5554).

Figure 7. Read Data Stream with Sequence Terminator

No terminator	Block 1	Block 2	MAXBLK	Block 1	Block 2	
Regular read mode Sequence terminator			Seq	uence terminat	or	
ST = on	Block	1 Block	2 MAXBL	К	Block 1	Block 2





Sequence terminator not suitable for Biphase or PSK modulation

Reader to Tag CommunicationData is written to the tag by interrupting the RF field with short field gaps (on-off keying) in accordance with the e5550 write method. The time between two gaps encodes the '0/1' information to be transmitted (pulse interval encoding). The duration of the gaps is usually 50 μs to 150 μs. The time between two gaps is nominally 24 field clocks for a '0' and 54 field clocks for a '1'. When there is no gap for more than 64 field clocks after a previous gap, the T5557 exits the write mode. The tag starts with the command execution if the correct number of bits were received. If there is a failure detected the T5557 does not continue and will enter regular-read mode.

Start GapThe initial gap is referred to as the start gap. This triggers the reader to tag communica-
tion. During this mode of operation, the receive damping is permanently enabled to ease
gap detection. The start gap may need to be longer than subsequent gaps in order to be
detected reliably.





A start gap will be accepted at any time after the mode register has been loaded $(\geq 3 \text{ ms})$. A single gap will not change the previously selected page (by former opcode '10' or '11').

Figure 9. Start of Reader to Tag Communication




Table 2. Write Data Decoding Scheme

Parameters	Remark	Symbol	Min.	Max.	Unit
Start gap		S _{gap}	10	50	FC
Write gap	Normal write mode	W _{gap}	8	30	FC
Write data in normal mode	'0' data	d ₀	16	31	FC
	'1' data	d ₁	48	63	FC

Write Data Protocol The T5557 expects to receive a dual bit opcode as the first two bits of a reader com-

mand sequence. There are three valid opcodes:

- The opcodes '10' and '11' precede all block write and direct access operations for • page 0 and page 1
- The RESET opcode '00' initiates a POR cycle
- The opcode '01' precedes all test mode write operations. Any test mode access is • ignored after master key (bits 1..4) in block 0 has been set to '6'. Any further modifications of the master key are prohibited by setting the lock bit of block 0 or the OTP bit.

Writing has to follow these rules:

- Standard write needs the opcode, the lock bit, 32 data bits and the 3-bit address • (38 bits total)
- Protected write (PWD bit set) requires a valid 32-bit password between opcode and data, address bits
- For the AOR wake-up command an opcode and a valid password are necessary to select and activate a specific tag

The data bits are read in the same order as written. Note:

If the transmitted command sequence is invalid, the T5557 enters regular-read mode with the previously selected page (by former opcode '10' or '11').

8

Figure 10. Complete Writing Sequence





Figure 11. T5557 Command Formats



Password

When password mode is active (PWD = 1), the first 32 bits after the opcode are regarded as the password. They are compared bit by bit with the contents of block 7, starting at bit 1. If the comparison fails, the T5557 will not program the memory, instead it will restart in regular-read mode once the command transmission is finished.

Note: In password mode, MAXBLK should be set to a value below 7 to prevent the password from being transmitted by the T5557.

Each transmission of the direct access command (two opcode bits, 32 bits password, '0' bit plus 3 address bits = 38 bits) needs about 18 ms. Testing all possible combinations (about 4.3 billion) takes about two years.

Answer-On-Request (AOR) Mode When the AOR bit is set, the T5557 does not start modulation in the regular-read mode after loading configuration block 0. The tag waits for a valid AOR data stream ("wake-up command") from the reader before modulation is enabled. The wake-up command consists of the opcode ('10') followed by a valid password. The selected tag will remain active until the RF field is turned off or a new command with a different password is transmitted which may address another tag in the RF field.





Table 3. T5557 — Modes of Operation

PWD	AOR	Behavior of Tag after Reset Command or POR	De-activate Function
1	1	Answer-On-Request (AOR) mode: • Modulation starts after wake-up with a matching password • Programming needs valid password	Command with non-matching password deactivates the selected tag
1	0	 Password mode: Modulation in regular-read mode starts after reset Programming and direct access needs valid password 	
0		Normal mode: • Modulation in regular-read mode starts after reset • Programming and direct access without password	

Figure 12. Answer-On-Request (AOR) Mode




Figure 13. Coil Voltage after Programming of a Memory Block





Figure 14. Anticollision Procedure Using AOR Mode








Programming	When all necessary information has been received by the T5557, programming may proceed. There is a clock delay between the end of the writing sequence and the start o programming.						
	Typical programming time is 5.6 ms. This cycle includes a data verification read to grant secure and correct programming. After programming was executed successfully, the T5557 enters block-read mode transmitting the block just programmed (see Figure 13 on page 10).						
	Note: This timing and behavior is di	lifferent from the e555x-family predecessors.					
Error Handling	Several error conditions can be detected to ensure that only valid bits are programmed into the EEPROM. There are two error types, which lead to two different actions.						
Errors During Writing	The following detectable errors co	ould occur during writing data into the T5557:					
	 Wrong number of field clocks t stream) 	between two gaps (i.e., not a valid '1' or '0' pulse					
	 Password mode is activated an block 7 	and the password does not match the contents of					
	The number of bits received in	n the command sequence is incorrect					
	Valid bit counts accepted by	/ the T5557 are:					
	Password write	70 bits (PWD = 1)					
	Standard write	38 bits (PWD = 0)					
	AOR wake up	34 bits (PWD = 1)					
	Direct access with PWD	38 bits (PWD = 1)					
	Direct access	6 bits (PWD = 0)					
	Reset command	2 bits					
	Page 0/1 regular-read	2 bits					
		tions were detected, the T5557 enters regular-read page defined in the command sequence.					
Errors Before/During Programming	If the command sequence was represent programming:	received successfully, the following error could still					
	The lock bit of the addressed b	block is set already					
	 In case of a locked block, programming mode will not be entered. The T5557 reverts to block-read mode continuously transmitting the currently addressed block. 						
If the command sequence is validated and the addressed block is not wr the new data will be programmed into the EEPROM memory. The new stat write protection bit (lock bit) will be programmed at the same time accordin							
		of 4 consecutive steps: erase block, erase verification erification (corresponding data bits = '1').					
		etected after an executed data block programming, the ulation defeat) until a new command is transmitted.					

Figure 15. T5557 Functional Diagram



T5557 in Extended In general, the block 0 setting of the master key (bits 1 to 4) to the value '6' or '9' together with the X-mode bit will enable the extended mode functions.

- Master key = '9': Test mode access and extended mode are both enabled.
- Master key = '6': Any test mode access will be denied but the extended mode is still enabled.

Any other master key setting will prevent the activation of the T5557 extended mode options, even when the X-mode bit is set.

Binary Bit-rate Generator In extended mode the data rate is binary programmable to operate at any data rate between RF/2 and RF/128 as given in the formula below.

Data rate = RF/(2n+2)



Mode (X-mode)



OTP Functionality

If the OTP bit is set to '1', all memory blocks are write protected and behave as if all lock bits are set to 1. If the master key is set to '6' additionally, the T5557 mode of operation is locked forever (= OTP functionality).

If the master key is set to '9', the test-mode access allows the re-configuration of the tag again.

L	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
	1	I 0	0	1	0	0	0	0							1																	
	Ν	/last	er K	ley					n5	n4	n3	8 n2	2 n1	n0	de	Ν	/lod	ulat	tion	1	PS	SK-	OR	ТР	Ν	ЛΑХ		PWD	er			
Bit	I	Note	1),	2)						Dat	a B	it R	ate		X-Mode						С	F	¥		В	LOC	Ж	Р	Marker	te	ta	ž
Lock					-					F	RF/(2n+	2)		×						0	0	RI	F/2					צ ד	write	Data	R-Delay
Ľ												Dir	ect			0	0	0	0	0	0	1	RI	F/4					Start	Fast	Inverse	н <u>ч</u>
												PS	K1			0	0	0	0	1	1	0	RI	F/8						ш	nve	РО
0	ι	Jnlo	cked	k]							PS	K2			0	0	0	1	0	1	1	Re	es.					nen		-	
1	l	_ock	ed									PS	K3			0	0	0	1	1									-Sequence			
					-							FS	K1			0	0	1	0	0									ST-S			
												FS	K2			0	0	1	0	1									SS			
												Ma	Inch	este	ər	0	1	0	0	0												
												Bip	bhas	se ('!	50)	1	0	0	0	0												
												Bip	bhas	se ('	57)	1	1	0	0	0												
Biphase ('57) 1 0 0 0 1) If Master Key = 6 and bit 15 set, then test-mode access is disabled and extended mode is active 2) If Master Key = 9 and bit 15 set, then extended mode is enabled																																

Table 4.	T5557 Types	of Modulation	in Extended Mode
----------	-------------	---------------	------------------


Mode	Direct Data Output Encoding	Inverse Data Output Encoding				
FSK1 ⁽¹⁾	FSK/5-/8 '0' = RF/5; '1' = RF/8	FSK/8-/5 '0' = RF/8; '1' = RF/5 (= FSK1a)				
FSK2 ⁽¹⁾	FSK/10-/8 '0' = RF/10; '1' = RF/8	FSK/8-/10 '0' = RF/8; '1' = RF/10 (= FSK2a)				
PSK1 ⁽²⁾	Phase change when input changes	Phase change when input changes				
PSK2 ⁽²⁾	Phase change on bit clock if input high	Phase change on bit clock if input low				
PSK3 ⁽²⁾	Phase change on rising edge of input	Phase change on falling edge of input				
Manchester	'0' = falling edge, '1'= rising edge on mid-bit	'1' = falling edge, '1'= rising edge on mid-bit				
Biphase 1 ('50)	'1' creates an additional mid-bit change	'0' creates an additional mid-bit change				
Biphase 2 ('57)	'0' creates an additional mid-bit change	'1' creates an additional mid-bit change				
NRZ	'1'= damping on, '0'= damping off	'0'= damping on, '1'= damping off				

Notes: 1. A common multiple of bitrate and FSK frequencies is recommended.

2. In PSK mode the selected data rate has to be an integer multiple of the PSK sub-carrier frequency.

Sequence Start Marker


Figure 17. T5557 Sequence Start Marker in Extended Mode



The T5557 sequence start marker is a special damping pattern, which may be used to synchronize the reader. The sequence start marker consists of two bits ('01' or '10') which are inserted as header before the first block to be transmitted if the bit 29 in extended mode ist set. At the start of a new block sequence, the value of the two bits is inverted.

Inverse Data Output The T5557 supports in its extended mode (X-mode) an inverse data output option. If inverse data is enabled, the modulator as shown in Figure 18 works on inverted data (see Table 4 on page 14). This function is supported for all basic types of encoding.

Figure 18. Data Encoder for Inverse Data Output



Fast Write

In the optional fast write mode the time between two gaps is nominally 12 field clocks for a '0' and 27 field clocks for a '1'. When there is no gap for more than 32 field clocks after a previous gap, the T5557 will exit the write mode. Please refer to Table 5 and Figure 8 on page 7.


Table 5. Fast Write Data Decoding Schemes


Parameters	Remark	Symbol	Min.	Max.	Unit
Start gap	_	S _{gap}	10	50	FC
Write gap	Normal write mode	Wn _{gap}	8	30	FC
white gap	Fast write mode	Wf _{gap}	8	20	FC
Write data in	'0' data	d ₀	16	31	FC
normal mode	'1' data	d ₁	48	63	FC
Write data in fast	'0' data	d ₀	8	15	FC
mode	'1' data	d ₁	24	31	FC






Figure 19. Example of Manchester Coding with Data Rate RF/16










Figure 21. Example: FSK1a Coding with Data Rate RF/40, Subcarrier $f_0 = RF/8$, $f_1 = RF/5$




Figure 22. Example of PSK1 Coding with Data Rate RF/16







Figure 23. Example of PSK2 Coding with Data Rate RF/16





18

T5557

Absolute Maximum Ratings

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Parameters	Symbol	Value	Unit
Maximum DC current into Coil 1/Coil 2	I _{coil}	20	mA
Maximum AC current into Coil 1/Coil 2 f = 125 kHz	I _{coil p}	20	mA
Power dissipation (dice) (free-air condition, time of application: 1 s)	P _{tot}	100	mW
Electrostatic discharge maximum to MIL-Standard 883 C method 3015	V _{max}	4000	V
Operating ambient temperature range	T _{amb}	-40 to +85	°C
Storage temperature range (data retention reduced)	T _{stg}	-40 to +150	°C

Electrical Characteristics

No.	Parameters	Test Conditions	Symbol	Min.	Тур.	Max.	Unit	Type*
1	RF frequency range		f _{RF}	100	125	150	kHz	
2.1	Supply current	$T_{amb} = 25^{\circ} C^{(1)}$ (see Figure 24 on page 18)			1.5	3	μΑ	т
2.2	(without current consumed by the external LC tank circuit)	Read – full temperature range	I _{DD}		2	4	μA	Q
2.3		Programming full temperature range	-		25	40	μA	Q
3.1		POR threshold (50 mV hysteresis)		3.2	3.6	4.0	V	Q
3.2	Coil voltage (AC supply)	Read mode and write command ⁽²⁾	V _{coil pp}	6		V _{clamp}	V	Q
3.3		Program EEPROM (2)	-	8		V _{clamp}	V	Q
4	Start-up time	$V_{coil pp} = 6 V$	t _{startup}		2.5	3	ms	Q
5	Clamp voltage	10 mA current into Coil 1/2	V _{clamp}	17		23	V	т

*) Type means: T: directly or indirectly tested during production; Q: guaranteed based on initial product qualification data

Notes: 1. I_{DD} measurement setup R = 100 k; V_{CLK} = V_{coil} = 5 V: EEPROM programmed to 00 ... 000 (erase all); chip in modulation defeat. I_{DD} = (V_{OUTmax} - V_{CLK})/R

2. Current into Coil 1/Coil 2 is limited to 10 mA. The damping circuitry has the same structure as the e5550. The damping characteristics are defined by the internally limited supply voltage (= minimum AC coil voltage)

3. V_{mod} measurement setup: R = 2.3 k; V_{CLK} = 3 V; setup with modulation enabled (see Figure 25 on page 20).

4. Since EEPROM performance is influenced by assembly processes, Atmel confirms the parameters for DOW (tested dice on uncutted wafer) delivery.

5. The tolerance of the on-chip resonance capacitor C_r is $\pm 10\%$ at 3σ over whole production. The capacitor tolerance is $\pm 3\%$ at 3σ on a wafer basis.

6. The tolerance of the microcodule resonance capacitor C_r is ±5% at 3σ over whole production.





Electrical Characteristics

No.	Parameters	Test Conditions	Symbol	Min.	Тур.	Max.	Unit	Type*
6.1		$V_{coilpp} = 6$ V on test circuit	V _{mod pp}		4.2	4.8	V	Т
6.2	Modulation parameters	generator and modulation ON ⁽³⁾	I mod pp	400	600		μA	т
6.3		Thermal stability	V_{mod}/T_{amb}		-6		mV/° C	Q
7	Programming time	From last command gap to re-enter read mode (64 + 648 internal clocks)	T _{prog}	5	5.7	6	ms	т
8	Endurance	Erase all / Write all ⁽⁴⁾	n _{cycle}	100000			Cycles	Q
9.1		$Top = 55^{\circ} C^{(4)}$	t _{retention}	10	20	50	Years	
9.2	Data retention	$Top = 150^{\circ} C^{(4)}$	t _{retention}	96			hrs	Т
9.3		$Top = 250^{\circ} C^{(4)}$	t _{retention}	24			hrs	Q
10	Resonance capacitor	Mask option ⁽⁵⁾	C _r	70	78	86	pF	Т
11.1	Microdule capacitor	Capacitance tolerance T _{amb}	C _r	313.5	330	346.5	pF	Т
11.2	parameters	Temperature coefficient	TBD	TBD	TBD	TBD	TBD	TBD
11.3			TBD	TBD	TBD	TBD	TBD	TBD

 $T_{amb} = +25^{\circ}$ C; $f_{coil} = 125$ kHz; unless otherwise specified

*) Type means: T: directly or indirectly tested during production; Q: guaranteed based on initial product qualification data

Notes: 1. I_{DD} measurement setup R = 100 k; V_{CLK} = V_{coil} = 5 V: EEPROM programmed to 00 ... 000 (erase all); chip in modulation defeat. I_{DD} = (V_{OUTmax} - V_{CLK})/R
2. Current into Coil 1/Coil 2 is limited to 10 mA. The damping circuitry has the same structure as the e5550. The damping

2. Current into Coil 1/Coil 2 is limited to 10 mA. The damping circuitry has the same structure as the e5550. The damping characteristics are defined by the internally limited supply voltage (= minimum AC coil voltage)


3. V_{mod} measurement setup: R = 2.3 k; V_{CLK} = 3 V; setup with modulation enabled (see Figure 25 on page 20).

4. Since EEPROM performance is influenced by assembly processes, Atmel confirms the parameters for DOW (tested dice on uncutted wafer) delivery.

5. The tolerance of the on-chip resonance capacitor C_r is ±10% at 3σ over whole production. The capacitor tolerance is ±3% at 3σ on a wafer basis.

6. The tolerance of the microcodule resonance capacitor C_r is $\pm 5\%$ at 3σ over whole production.

Figure 25. Measurement Setup for $I_{\text{DD}} \, \text{and} \, V_{\text{mod}}$



Ordering Information⁽²⁾

T 5 5 5 7	a b	М	С	c	-	ххх	Package		Drawing
							- DDW	- Dice on wafer, 6" un-sawn wafer, thickness 300 μm	
							- DDT	- Dice in Tray (waffle pack), thickness 300 μm	
							- DBW	- Dice on solder bumped wafer, thickness 390 μm	see Figure 27 on page 23
								Sn63Pb37 on 5 μm Ni/Au, height 70 μm	see Figure 28 on page 23
							- TAS	- SO8 Package	see Figure 31 on page 26
							- PAE	- MOA2 Micro-Module	see Figure 29 on page 24
				L			Custome	r ID ⁽¹⁾	
								- Atmel standard (corresponds to "00")	
							M01	- Customer 'X' unique ID code ⁽¹⁾	
							11	- 2 Pads without on-chip C	see Figure 26 on page 22
							14	- 4 Pads with on-chip 75 pF	see Figure 27 on page 23
							15	- Micro - Module with 330 pF	see Figure 29 on page 24
							01	- 2 Pads without C; Damping during initialisation	see Figure 26 on page 22

Notes: 1. Unique customer ID code programming according to Figure 5 is linked to a minimum order quantity of 1 Mio parts per year.
 2. For available order codes refer to Atmel Sales/Marketing.

Ordering Examples (Recommended)	T555711-DDW	Tested dice on unsawn 6" wafer, thickness 300 µm, no on-chip capacitor, no damping during POR initialisation; especially for ISO 11784/785 and access control applications
Available Order Codes	T555711-DDW, I T555714-DDW, I T555715-PAE	,





Package Information

Figure 26. 2 Pad Layout for Wire Bonding

Dimensions in µm





Figure 27. 4 Pad Flip-chip Version with 70 µm Solder Bumps

Dimensions in µm











Figure 29. Wafer Map



Die: 0.894x0.864, Step: 0.994x0.934, N: 14x17, Frame Step: 13.916x15.878

- > Shift-ASML=[0.3;-6.9] : 15539 dice, 87 shots (11cols x 9rows)
- > Shift-CANON/ALARM/SEM=[0.3;-6.9] W2=[-13.152;6.9] W1=[-6.648;6.9]

Failed Die Identification

Every die on the wafer not passing Atmel test sequence is marked with inch. The inch dot specification:

- Dot size: 200 µm
- Position: center of die
- Color: black

24 **T5557**

Figure 30. NOA2 Micromodule








Figure 31. Shipping Reel




Figure 32. SO8 Package





Figure 33. Pinning SO8







4517F-RFID-11/03



Atmel Corporation

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600

Regional Headquarters

Europe

Atmel Sarl Route des Arsenaux 41 Case Postale 80 CH-1705 Fribourg Switzerland Tel: (41) 26-426-5555 Fax: (41) 26-426-5500

Asia

Room 1219 Chinachem Golden Plaza 77 Mody Road Tsimshatsui East Kowloon Hong Kong Tel: (852) 2721-9778 Fax: (852) 2722-1369

Japan

9F, Tonetsu Shinkawa Bldg. 1-24-8 Shinkawa Chuo-ku, Tokyo 104-0033 Japan Tel: (81) 3-3523-3551 Fax: (81) 3-3523-7581

Atmel Operations

Memory 2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

Microcontrollers

2325 Orchard Parkway San Jose, CA 95131, USA Tel: 1(408) 441-0311 Fax: 1(408) 436-4314

La Chantrerie BP 70602 44306 Nantes Cedex 3, France Tel: (33) 2-40-18-18-18 Fax: (33) 2-40-18-19-60

ASIC/ASSP/Smart Cards

Zone Industrielle 13106 Rousset Cedex, France Tel: (33) 4-42-53-60-00 Fax: (33) 4-42-53-60-01

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Scottish Enterprise Technology Park Maxwell Building East Kilbride G75 0QR, Scotland Tel: (44) 1355-803-000 Fax: (44) 1355-242-743

RF/Automotive

Theresienstrasse 2 Postfach 3535 74025 Heilbronn, Germany Tel: (49) 71-31-67-0 Fax: (49) 71-31-67-2340

1150 East Cheyenne Mtn. Blvd. Colorado Springs, CO 80906, USA Tel: 1(719) 576-3300 Fax: 1(719) 540-1759

Biometrics/Imaging/Hi-Rel MPU/ High Speed Converters/RF Datacom Avenue de Rochepleine BP 123 38521 Saint-Egreve Cedex, France Tel: (33) 4-76-58-30-00 Fax: (33) 4-76-58-34-80

Literature Requests www.atmel.com/literature

Disclaimer: Atmel Corporation makes no warranty for the use of its products, other than those expressly contained in the Company's standard warranty which is detailed in Atmel's Terms and Conditions located on the Company's web site. The Company assumes no responsibility for any errors which may appear in this document, reserves the right to change devices or specifications detailed herein at any time without notice, and does not make any commitment to update the information contained herein. No licenses to patents or other intellectual property of Atmel are granted by the Company in connection with the sale of Atmel products, expressly or by implication. Atmel's products are not authorized for use as critical components in life support devices or systems.

© Atmel Corporation 2003. All rights reserved.

Atmel® and combinations thereof are the registered trademarks of Atmel Corporation or its subsidiaries.

Other terms and product names may be the trademarks of others.

